烧录代码

  1. Tools-Generate memory configuration file


    image.png

    image.png

    image.png

    image.png

    image.png

    image.png

    image.png

    image.png

BIVC #1 Error Conflicting Vcc voltages in bank 71. For example, the following two ports in this bank have conflicting VCCOs:
c0_ddr4_reset_n (LVCMOS12, requiring VCCO=1.200) and c0_ddr4_dq[16] (LVCMOS18, requiring VCCO=1.800)

BIVC #2 Error Conflicting Vcc voltages in bank 73. For example, the following two ports in this bank have conflicting VCCOs:
c0_ddr4_dqs_t[0] (DIFF_POD12_DCI, requiring VCCO=1.200) and c0_ddr4_dq[8] (LVCMOS18, requiring VCCO=1.800)
[DRC BIVC-1] Bank IO standard Vcc: Conflicting Vcc voltages in bank 73. For example, the following two ports in this bank have conflicting VCCOs:
c0_ddr4_dqs_t[0] (DIFF_POD12_DCI, requiring VCCO=1.200) and c0_ddr4_dq[9] (LVCMOS18, requiring VCCO=1.800)

正确:


image.png

错误:


image.png

正确:


image.png

错误:


image.png
©著作权归作者所有,转载或内容合作请联系作者
平台声明:文章内容(如有图片或视频亦包括在内)由作者上传并发布,文章内容仅代表作者本人观点,简书系信息发布平台,仅提供信息存储服务。

推荐阅读更多精彩内容